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ABSTRACT
Emerging technologies provide SoCs with fine-grained DVFS capa-
bilities both in space (number of domains) and time (transients in
the order of tens of nanoseconds). Analyzing these systems requires
cycle-accurate accounting of rapidly-changing dynamics and com-
plex interactions among accelerators, interconnect, memory, and
OS. We present an FPGA-based infrastructure that facilitates such
analyses for high-performance embedded systems. We show how
our infrastructure can be used to first generate SoCs with loosely-
coupled accelerators, and then perform design-space exploration
considering several DVFS policies under full-system workload sce-
narios, sweeping spatial and temporal domain granularity.
1. INTRODUCTION
Dynamic Voltage-Frequency Scaling (DVFS) is a well-
established technique to help meeting the increasing requirements
for energy-efficient computing by adjusting the operating point of a
system to its changing workloads [28, 29]. Modern multi-core pro-
cessors regulate independently the operating points of their various
subsystems through the use of multiple voltage/frequency (VF) do-
mains [6, 26]. Increasing the number of these VF domains helps
achieving performance and power targets by enabling a more fine-
grained application of DVFS. The trend is growing across many
classes of integrated circuits, from server processors to systems-
on-chip (SoCs) for embedded applications. According to a global
survey performed by Synopsys among its customers in 2011, about
30% of the respondents used more than 10 clock domains and be-
tween 4 and 10 voltage domains in their designs [37].
Meanwhile, the efficiency benefits of hardware specializa-
tion [17] is favoring the rise of heterogeneous multi-core archi-
tectures that combine processor cores with special-function accel-
erators [7, 34]. Accelerators mitigate the challenges of dark sil-
icon [15, 32] by executing a specific task faster and more effi-
ciently than software. As the number of processors and acceler-
ators integrated on the same chip keeps growing, the opportunities
for power and energy savings with DVFS also increase. Intuitively,
the biggest savings would come from the ability of controlling each
component independently and promptly. In response to such needs,
the development of integrated voltage regulators (IVRs) has be-
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come the focus of many research works [1, 8, 31, 33]
Typical IVRs are switching regulators that store energy in ca-
pacitors and/or inductors and deliver that energy at a poten-
tial controlled by a switching signal. Die-integrated switched-
capacitor regulators boast fast transient response, high peak effi-
ciency (>90%), and minimal technology requirements. Efforts have
been made to preserve such efficiency while delivering sufficient
power densities [1, 10]. Switched-inductor regulators, on the other
hand, naturally support higher power densities. Indeed, switched-
inductor regulators are used in most discrete, board-level power
management infrastructures and can be designed to have >90% ef-
ficiency. However, they remain difficult to build into die-integrated
systems due to the low quality factor and correspondingly low effi-
ciency available in die-integrable inductor technologies [35]. Still,
efficiency factors in the 70%-85% range have been reached with
state-of-the-art inductor technology [14, 31, 33].
Thanks to this technology progress, IVRs hold the promise of en-
abling an unprecedented degree of fine-grained power management
both in space (with multiple distinct voltage domains) and in time
(with transient responses in the order of nanoseconds). Therefore,
we built an infrastructure that allows SoC designers to practically
explore and exploit these new DVFS capabilities. We consider a
combination of software and hardware mechanisms that benefit the
efficiency of high-performance embedded applications running on
heterogeneous SoCs. These SoCs integrate many hardware acceler-
ators that efficiently execute complex tasks on large data sets. Ana-
lyzing these scenarios requires accounting for the cycle-accurate
dynamics and complex interactions of the accelerators with the
interconnect, memory, processors and operating system. Simula-
tion is inadequate to satisfy such requirements [3]; hence, we pro-
pose an FPGA-based infrastructure for heterogeneous SoCs sup-
porting multiple independent VF domains. Its flexibility allows us
to quickly build SoC designs by combining different kinds of ac-
celerators, each coupled with an instance of a dedicated hardware
controller that can enforce a local DVFS policy.
In summary, our infrastructure enables pre-silicon tuning and de-
sign exploration of DVFS policies. By applying it to three SoC case
studies, we analyze workload’s power dissipation and performance
sensitivity to time-space granularity of DVFS and show that our
hardware controllers can save up to 85% of accelerators’ energy.
2. DVFS INFRASTRUCTURE FOR SOCS
As the number of specialized accelerators grows on embedded
SoCs, it is critical to introduce some sort of regularity to keep
the SoC design and testing process manageable. A good balance
is given by a tile-based architecture where tiles can host proces-
sor cores or accelerators, interconnected by a Network-on-Chip
(NoC) [23]. While all tiles are not necessarily required to have
the same size, this helps the physical design process and can be
Figure 1: Top: tile-based SoC high-level view. Bottom: block
diagram of an accelerator tile with DVFS controller.
achieved by combining smaller accelerators within a tile. Thanks
to its modularity, an NoC-based tile-architecture is known to ef-
ficiently reduce the complexity of place and route, clock distribu-
tion, power grid layout, etc. [2, 12]. A packet-switched NoC with
a latency-insensitive protocol naturally decouples the run-time op-
erations of the various tiles [9]. Moreover, an NoC offers a natural
synchronization barrier among clock domains. Dual-clock FIFO
buffers, placed between routers’ local ports and the tiles preserve
transfer-bursts throughput and prevent data loss across clock do-
mains [30] through a back-pressure mechanism. Indeed, NoC-
based architectures have already been implemented in chip proto-
types together with voltage regulators [27].
Following these principles, we implemented a flexible architec-
ture to support the analysis of fine-grained power control for het-
erogeneous SoCs. Any instance of our SoC integrates four types of
tiles: CPU tiles contain general-purpose processors, ACC tiles host
distinct accelerators, I/O tiles interface Ethernet, UART and JTAG
for system monitoring, and each DDR tile hosts a memory con-
troller, accessing a distinct DDR channel. The top of Fig. 1 shows
an example of our architecture that uses a 4×4 2D-Mesh NoC and
includes twelve accelerators distributed across four VF domains,
(labeled D0 to D3 and enclosed by the dotted lines). A voltage
regulator is associated with each VF domain to control the supply
voltage of its components. When all the components of a domain
are inactive, they can be turned off. Only one tile per domain (col-
ored in light green) is equipped with a DVFS controller, including
a phase-locked loop (PLL), which is shared within its domain.
Accelerator Tile. The bottom of Fig. 1 shows the block dia-
gram of an accelerator tile with the DVFS controller for its VF
domain. The accelerator is composed of multiple hardware blocks
that interact through a private local memory [11]. The control in-
terface (config) exposes the accelerator’s configuration parame-
ters to the operating system as memory-mapped registers to be set
by the device driver. Data, instead, are exchanged between DDR
and the private memory through direct memory access (DMA). The
DMA controller translates the accelerator’s read/write requests into
NoC packets. Transfers are initiated directly by the accelerators,
specifically by two dedicated “communication blocks”: Read and
Write. Typically, in an efficient accelerator design, computation
and communication are well balanced and run concurrently, in-
jecting/ejecting up to one flit per cycle per direction. For designs
with many accelerators, NoC congestion naturally leads computa-
tion stage to stall, waiting for the arrival of new data. This condi-
tion offers opportunities to exploit fine-grained DVFS, which can
Figure 2: Simplified DVFS controller block diagram.
reduce the wasting of supply power while contributing also to alle-
viate resource contention. To dynamically detect these situations,
a tile is equipped with probes for the accelerator activity (shaded
gray circles in Fig. 1). These probes detect: (i) whether the accel-
erator is enabled; (ii) if it is computing, transferring data, or both;
and (iii) if the tile is receiving back-pressure from the NoC, either
due to congestion or temporarily unavailable access to main mem-
ory. A probe to monitor DVFS behavior (red circle in Fig. 1) is
also present in each domain. Information from probes is recorded
with performance counters and exposed to an external Ethernet in-
terface for profiling purposes, while the DVFS controller processes
it in order to apply the desired power management policy.
Configurable Fine-grained DVFS Controller. Fig. 2 shows the
components of our controller. The central block is a finite state ma-
chine (FSM) responsible for regulating voltage and frequency for
its local domain. It drives the signal vctrl that translates into a
voltage reference for a generic IVR. Additionally, it dynamically
reconfigures the PLL control logic, which may vary depending on
the particular PLL implementation. Note the need for synchroniza-
tion flip-flops on the paths between the DVFS controller and the
PLL controller. The latter, in fact, must be clocked by the external
reference clock (refclk), to keep driving appropriately the PLL
configuration pins while its output frequency is transitioning from
one operation point to the other. Fig. 2 also shows the feedback
compensation clock fb, required to obtain a correct phase locking,
and the clock buffers, represented as triangles along clocks’ paths,
which are the entry points to the clock distribution network. A set
of memory-mapped registers, shown in the lower portion of Fig. 2,
allows reconfiguration from software, which can override the local
decisions in favor of a system-level policy. The policy actuation is
based on the information provided by performance counters, which
are incremented every time a specific condition holds within the
context of the local VF domain. For example, Fig. 2 shows two
counters: one is incremented if an accelerator in the domain is idle
while the other counts the number of cycles in which back-pressure
is applied at any network interface of the domain.
The clock-gating components in the lower-right part of Fig. 2
complete the DVFS logic and freeze accelerators during transient
time. We make the DVFS FSM robust to clock frequency tran-
sitions to avoid the risk of deadlock when applying clock gating.
During the actual VF transitions a watchdog is set to go off after
the transient time of the VR. In addition, when both frequency and
voltage have been updated, a configurable timeout is set to allow
a sweep of the temporal granularity. The minimum timeout is 64
cycles, which is a conservative transient time for IVRs [31].
Table 1: Policies configurations.
POLICY OPERATING WINDOW THRESHOLDS PL
POINT (CYCLES) TRAFFIC BURST
PN0 1.0V 1.0GHz - - - -
PN1 0.90V 0.9GHz - - - -
PN2 0.80V 0.8GHz - - - -
PN3 0.75V 0.6GHz - - - -
PT[4-14] variable 131,072-64 4,096-32 - N/Y


























Figure 3: DVFS policies flow chart.
Fine-grained DVFS policies. The flow chart in Fig. 3 provides
an overview of the four DVFS policies described below. When the
controller ends either in the state “step-down” or “step-up”, then a
VF transition is initiated. Note that all thresholds can be tuned at
run-time via software. By sweeping the configuration parameters
we define twenty-five different settings, summarized in Table 1.
Policy “none” (PN) maintains a specified VF operating point.
Policy “traffic” (PT) is based on the observation of back-pressure
signals at the interface between a tile and the interconnect, which
is a measure of the current resource contention. The controller
initiates a VF transition based on a user-defined threshold.
Policy “burst” (PB) combines observations of the traffic and
computation over communication time ratio of accelerators.
Both parameters are compared to software-specified thresholds.
Policy “limit” (PL) can be activated in combination with other
policies to ensure a fair distribution of the power envelope across
multiple accelerators. It consists in a DVFS supervisor daemon
that scans the system with a configurable period and prevents
all accelerators from running at maximum speed and power
dissipation at the same time, according to a specified aggregated
power cap. Priority among VF domains is rotated following a
round-robin scheme.
3. ENERGY ESTIMATION FLOW
Frequency Scaling on FPGA. Modern FPGAs feature several
clocking resources which are typically required to support a wide
variety of I/O protocols. We used a high-end Xilinx Virtex-7
FPGA, which allows us to place up to 24 PLLs. Run-time re-
configuration of the PLLs, however, incurs high latency. Hence,
we define the frequency division factors at synthesis time and then
select the clock line at run-time. To map the PLL control logic
shown in Fig. 2 on FPGA, we instantiate a glitch-free clock mul-
tiplexer and the clock buffers. A 2:1 clock MUX is available as a
primitive black-box in the FPGA components library and guaran-
tees that the period from one rising edge to the other will always
be at least as large as the period of the slower clock and no glitch
can occur. A clock buffer is automatically placed at the output of
the MUX. Switching among four clocks, however, would require
a tree of such multiplexers, with consequent waste of global clock
buffers. Therefore, we designed a glitch-free 4:1 clock MUX with
gating logic and only one global buffer. An optional buffer can be
Table 2: Energy estimates for a 32nm CMOS technology.
ACC. AREA
ENERGY PER CLOCK CYCLE (pJ)
1.0V 0.9V 0.8V 0.75V
(µm2) 1.0GHz 0.9GHz 0.8GHz 0.6GHz
M
IX
FFT2D 828,641 75.19 64.92 56.76 55.83
D-FILTER 694,050 28.82 23.68 19.62 19.41
IMAGE-WARP 362,945 36.01 29.98 25.79 25.50
PFA-INTERP1 478,905 198.62 155.08 119.27 108.28








ADD 87,446 3.89 3.01 2.33 2.28
GRADIENT 1,782,904 42.09 31.99 24.37 25.02
DEBAYER 698,765 22.81 17.42 13.79 13.78
GRAYSCALE 418,337 13.30 10.18 7.96 8.08
HESSIAN 1,251,278 34.98 27.09 21.11 21.53
MULT 123,329 5.89 4.57 3.59 3.58
RESHAPE 58,939 3.09 2.39 1.87 1.80
SD-UPDATE 1,457,124 38.11 29.42 22.76 23.36
STEEP.-DESC. 1,595,080 39.17 29.67 22.61 23.30
SUBTRACT 600,697 1.05 11.89 9.15 9.41
WARP 451,177 25.57 20.00 15.71 15.37
CHANGE-DET. 1,463,797 146.33 113.31 86.70 81.86
placed before the clock-gating latch to help timing closure at the
cost of supporting fewer independent VF domains. By replicating
the logic of Fig. 2, we can implement an SoC with up to twelve
frequency-scaling-enabled domains on the target FPGA. Thanks to
a user-guided placement of the clock buffers, the design closes at
100MHz as the fastest frequency. Other PLL frequencies are ac-
cordingly set to match the ratios for the different operating points.
Accelerator Characterization. Accurate emulation of fre-
quency scaling, combined with a fast Ethernet interface to the SoC
probes allows us to monitor run-time statistics, including the num-
ber of cycles Ci spent in each operating point i. To determine the
energy dissipated when accelerators are running, we combine this
information with data on static and dynamic power obtained from
an RTL power-estimation flow. First, we synthesize the RTL of the
accelerators for a standard-cell technology and perform power esti-
mation with switching activity back-annotation. For this, we use a
commercial 32nm CMOS library with nominal voltage equal to 1V
and we target a frequency of 1GHz. Then, we compute the energy
consumption of each accelerator as: E = ∑Ni=0 E
c
i ∗Ci, where N is
the number of operating points and factors Eci represent the energy
consumption per clock cycle. The total energy is then obtained
by aggregating the energy consumption of all accelerators. The
values for Eci are obtained by first re-characterizing the standard-
cell and the SRAM libraries with detailed SPICE-level simulations,
and then repeating the power analysis for every selected operat-
ing point. Timing analysis is performed to verify that the circuit
meets all constraints. With this flow, we designed, and character-
ized across four operating points, 17 accelerators for various com-
putational kernels from the PERFECT Benchmark Suite [4], listed
in Table 2. The 0.1V step for voltage scaling allows the regulator to
achieve high power conversion efficiency (~90%) [21]. Such step is
decreased to 0.05V for the slower operating point due to additional
constraints imposed by the SRAM libraries.
4. FULL-SYSTEM CASE STUDIES
We present three case studies of accelerator-based SoCs mapped
to the proposed FPGA infrastructure and show the effects of fine-
grained power management tuning for each workload scenario.
Each SoC is generated by plugging a set of accelerators in the ar-
chitecture of Fig. 1 and includes one CPU tile running Linux, one
I/O tile, and two DDR tiles. The three case studies differ for the
number and types of accelerators: (1) MIX features ten indepen-











































































Figure 5: Design MIX: energy breakdown over time for the policies pn0 (left), pb25 (center) and pb25 with PL (right).
dependent homogeneous accelerators (twelve copies of the FFT2D
design); and (3) WAMI-APP features twelve heterogeneous inter-
dependent accelerators that implement a portion of the Wide Area
Motion Imagery computer-vision application [4].
For each case study, we repeat a similar set of experiments, an-
alyzing the effects of all policies listed in Table 1. For policy PN
we vary the operating point that is applied as a fixed VF pair to
a domain. For the DVFS policies PT and PB we vary the values
of the parameters window, which determines the temporal DVFS
granularity in clock cycles, traffic threshold, and burst threshold.
MIX: heterogeneous independent accelerators. This case
study involves ten accelerators (2 FFT2D, 2 D-FILTER, 2 IMAGE-
WARP, 2 PFA_INTERPOLATION1 and 2 PFA_INTERPOLATION2)
that run continuously and concurrently. Fig. 4 collects results in
terms of execution time and energy savings for all policies, whose
labels are reported on the horizontal axis. Within each group, the
bar color corresponds to the application of the policy for a given
number of VF domains: e.g. the first bar (dark orange) of the group
labeled pn0 corresponds to the application of policy PN to all ac-
celerators that are part of a single VF domain; in contrast the fourth
bar (violet) of this group corresponds to the application of the same
policy to every accelerator, each stand-alone in a dedicated VF do-
main. Since pn0 keeps the same fixed VF pair (1V, 1GHz), the
different behaviors are due to the fact that the decision of turning
off an accelerator can be taken only when all accelerators in a VF
domain are ready to be turned off. Each group of the DVFS policies
PT and PB has a fifth bar (green) that corresponds to the applica-
tion of policy PL on top of the case of the fourth bar (violet). In this
case, the DVFS daemon activation interval is 10ms. The height of
every bar is normalized to the baseline, which is policy pn0 applied
with one single VF domain.
The results of Fig. 4 do not show a clear trend as we increase the
temporal granularity for PT and PB. The reason is that the specific
data-transfer pattern of each accelerator directly affects the statis-
tics measured by the DVFS controller. When temporal granularity
and policies thresholds are not properly configured for the accel-
erator’s specific traffic signature, both energy and performance are
penalized. On the other hand, the trend for increasing spatial gran-
ularity is clear: more VF domains yield usually a performance im-
provement and always considerable (more than 50%) energy sav-
ings; this is the case even if DVFS is not used (PN policy).
Across all policies, pb24 delivers the smallest execution time
(10× less than pn0) while pb25, combined with the supervisor dae-
mon, achieves the largest energy saving, consuming about 15% of
the baseline energy. To understand better how the combination of
the local fine-grained hardware policy and the software supervisor
can achieve this result, we can look at Fig. 5: each of these charts
shows the aggregated energy that is spent over time for the execu-
tion of an experiment with a particular policy. Each colored area
breaks the energy-delay product into single-accelerator contribu-
tions. The units on the horizontal axis are probing time frames of
16.7ms, which is the time allowed to the Ethernet interface for col-
lecting statistics. If we look at the chart on the left (policy pn0)
we notice that all accelerators dissipate almost the same amount of
energy at every time frame, until completion. Conversely, the cen-
tral chart shows that policy pb25 modulates the energy dissipation
during the execution. Interestingly, however, the variation of the
energy over time is similar across most of the domains: note that
the thickness of the filled lines remains visibly constant over time
for each accelerator until completion. This scenario suggests that
the decisions of a DVFS controller, based on the traffic at the lo-
cal interconnect, may be sub-optimal if taken simultaneously by all
other controllers in the system. The last chart of Fig. 5 confirms
the benefits of activating policy PL. All areas shrunk considerably,
leading to a major decrease of the energy-delay product. The unbal-
anced bias that the daemon gives to the DVFS controllers reduces
the interference across the accelerators’ traffic patterns. Therefore,
accelerators spend less time waiting for a transaction to complete.
The result is an energy saving of up to 85% of the baseline or 50%
with respect to the same policy without software supervisor.
12-FFT2D: homogeneous accelerators. In the second case
study, an accelerator for the ubiquitous FFT2D kernel is replicated
twelve times. By comparing the results of Fig. 6 and Fig. 7 with
the corresponding ones for the previous case study, we notice much
less variation across the experiment runs as we sweep either the
temporal or spatial granularity. In particular, if we don’t consider
the green bars that correspond to the activation of PL, these runs
show similar energy savings for the cases of two, four or twelve
domains. In order to understand this behavior, we measured the
NoC injection rate and the traffic at the two memory controllers
tiles: as soon as more than two FFT2D accelerators are activated,






























































































































































Figure 9: Design WAMI-APP: energy breakdown over time for the policies pn0 (left), pt14 (center) and pt14 with PL (right).
all tiles start receiving back-pressure from the NoC. This condition
of extremely high congestion forces all regulators to slow down,
thus giving more slack to the DDR and the NoC to complete the
pending transactions. As soon as traffic decreases below the con-
figured threshold, however, all accelerators tend to speed up again,
thus bringing back the congestion. Such cyclic behavior is con-
firmed by the comparison between the chart on the left and the one
in the middle of Fig. 7. Policy pt14 is only adding noise to the en-
ergy distribution over time, as the slightly visible ripple suggests.
On the other hand, the activation of PL brings more than 50% extra
energy savings and the twelve FFT2D accelerators complete their
execution consuming 38% of the baseline energy.
WAMI-APP: accelerators with data dependencies. Complex
embedded SoC applications are usually implemented as the com-
position of many interacting accelerators with data-dependency re-
lations: e.g. one accelerator produces input data for other ac-
celerators, which can start executing only after the first termi-
nates. We use our infrastructure to analyze the implications of such
dependencies with the WAMI-APP case study. For this image-
processing application, data-dependency relations apply to a single
input frame, while multiple frames can be processed in a pipelined
fashion, allowing more accelerators to execute in parallel. To ex-
ploit such parallelism, we wrote a multi-thread program, based on
the standard p-threads library, where each thread controls a dis-
tinct accelerator. Note that the complexity of invoking system-calls
and device drivers is hidden by a software layer [23]. The resulting
parallelism of the WAMI-APP case study and consequent oppor-
tunities for energy savings remain somewhat limited due to a heav-
ily unbalanced distribution of the workload and dissipated power.
Note, from Table 2, that CHANGE-DETECTION accounts for almost
40% of the energy spent per cycle by all accelerators.
Results in Fig. 8 show that most policies have a modest impact
on energy savings, with little variations as we move towards finer
temporal granularity. With respect to spatial granularity, no im-
provements are obtained beyond four VF domains: probes’ data
show that four is the largest number of accelerators running in par-
allel during WAMI-APP experiments. When comparing the three
charts of Fig. 9, we again observe that the shape of the energy dis-
sipation over time visibly changes for many accelerators when PL
is enabled. The overall result, however, is dominated by CHANGE
DETECTION, which not only is responsible for most of the power
budget, but is also the longest-running accelerator.
5. RELATED WORK
DVFS is a well-studied technique for reducing the power con-
sumption of SoCs, especially in the context of processors [16, 20]
or application scheduling [22, 25]. Indeed, this solution is becom-
ing more and more relevant in SoC design to increase energy ef-
ficiency [19]. For example, Bogdan et al. [6] propose a control
approach to optimize power management on an NoC-based multi-
core architecture starting from the analyses of the target application
task graph. However, there is a lack of research examining the ef-
fects of time-space fine-grained power management on accelerator-
based SoCs subject to highly variable workloads. There are dif-
ferent analytical studies on voltage regulators to analyze dynamics
and overheads. Park et al. [24] propose a model to analyze the
overhead of DC-DC converters, while Jevetic et al. [18] analyze
switched-capacitor converters for fine-grained DVFS of many-core
systems. Wang et al. present an analytical study and comparison
of on-chip and off-chip regulators [36]. FPGA-based emulation
has been proposed to perform power analysis on chip multipro-
cessors [5]. These works, however, do not evaluate the effects of
the fine-grained power management on a heterogeneous SoC. We
designed a full-system infrastructure to explore such effects while
sweeping spatial and temporal DVFS granularity and showed its
applicability to embedded systems with many accelerators.
Kim et al. [21] analyze the effects of on-chip regulators in mul-
tiprocessor systems, highlighting the importance of increasing the
spatial granularity to better control the chip. Rangan et al. ana-
lyze thread motion as a technique for fine-grained power manage-
ment [25]. DVFS has been applied to accelerators by Dasika et
al. who adopt micro-architectural solutions (i.e. Razor flip-flops)
to scale clock frequency and voltage according to the surrounding
environment [13]. However, they do not apply global techniques
to coordinate the scaling in case of multiple concurrent acceler-
ators under complex full-system scenarios. Kornaros and Pnev-
matikatos [22] propose an FPGA emulation of DVFS, but do not
consider the effects of fined-grained power management.
6. CONCLUDING REMARKS
We presented an FPGA-based emulation infrastructure that facil-
itates the rapid prototyping of heterogeneous SoCs, which vary in
number and type of integrated accelerators. Furthermore, it enables
the analysis of the impact of fine-grained DVFS, by combining
frequency-scaling emulation with energy characterization data of
the accelerators at different VF operating points. We demonstrated
our HW/SW infrastructure through three full-system case studies,
where we were able to determine which DVFS policy configura-
tion offers higher energy savings and performance improvements
through an indirect control on the interconnect traffic. In summary,
our infrastructure assists designers with pre-silicon analysis, tun-
ing and design exploration of fine-grained power management of
heterogeneous embedded systems.
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